It is well-known that the degradation of today's advanced (scaled) NMOS transistors due to hot carriers is a serious problem in fabricating reliable devices, and thus extensive researches have been done to study this phenomenon. However, the previous work was mainly focused on the DC analysis, and hot-carrier-induced problems in AC characteristics have not yet been even viewed as important in device reliability. This is, however, not true, particularly for submicrometer NMOSFET aimed at high frequency applications. Therefore, it is highly required to investigate the small signal behavior of the device under the hot carrier stress. In this paper, we report for the first time the hot carrier effects on th6 AC characteristics of contemporary NMOS transistors, based on 2-D device simulations using MEDICI [1] as well as measurements.
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The s-parameters on silicon wafer were measured from the HP851OB Network Analyzer Second, we chose a LDD NMOSFET (WL=50um/1 .2um) to measure the magnitude of AC current gain (lhzt l) as a function of stress time undei the Drain Avalanche Hot Carrier (DAHC) and Channel Hot Electron (CHE) conditions.'lt was found that the degradation by the DAHC condition is worss than that by CHE, which is almost identical to the DC case. Third, we evaluated the degradation of lh21l under the various gate voltages. The result is similar to the above one; the degradation for Ve<Vo (i.e., DAHC condition) is more significant than that for Ve=Vo (i.e., CHE condition). lt was noteable the maximum AC degradation is observed when the largest substrate currents are detected. Finally we investigated the dependence of hot carrier effects on operation modes of the device. When the device is operated in the current-saturated region, the degradation of lh21 | is smaller than that in the linear region, because the pinch-off point is far from the charge-trapped region. This is supported by the fact that when the source and drain terminals are exchanged, the degradation is, regardless of the operation modes, the same since the charge-trapped region is located in the source side in this reverse mode. ln order to ass€ss the significance of the hot carriers in actual circuit performance, we 
